WE CLAIM:

1.

1

14

15

1

	, 1
2	plurality of memory cells each memory cell having a selection transistor and a
3	storage capacitor, each memeory cell being driven electrically by bit lines and word lines
4	and
5	a plurality of electrical contact structures being arranged at the level of the word
6	lines, the contact structures electrically connecting the bit lines to the selection transistors
7	of the memory cells the contact structures leading past the word lines and being insulated
8	from the word lines by lateral insulations, and in each case two, mutually adjacent bit
9	lines being connected to a common signal amplifier,
10	wherein additional contact structures are provided, the additional contact
11	structures leading past the word lines, the additional contact structures representing
12	dummy contacts, in which case, for each contact structure which proceeds from a bit line
13	leads past a word line, and connects the bit line to a memory cell, a dummy contact,

An integrated semiconductor circuit, comprising:

2. The semiconductor circuit as claimed in claim-1, wherein the contact

which proceeds from the adjacent bit line connected to the signal amplifier and leads past

- 2 structures, which connect a bit line to a memory cell, and the contact structures, which
- 3 represent dummy contacts, lead past alternately along a word line.

the same word line as the respective contact structure is provided

3. The semiconductor circuit as claimed in claim 1, wherein

UTILITY PATENT APPLICATION OF SCHRÖDER ET AL. ATTORNEY DOCKET No.: 0928.0031C

2	the storage capacitors are trench capacitors arranged in a semiconductor substrate, and the
3	bit lines are arranged on the semiconductor substrate at a greater distance from the
4	semiconductor substrate than the word lines.
1	4. The semiconductor circuit as claimed in one of claim 1, wherein the dummy
2	contacts in each case end above a trench isolation, whereas the remaining contact
3	structures in each case lead into a common doping region of two selection transistors.
1	5. The semiconductor circuit as claimed in claim 1, wherein the selection
2	transistors are field-effect transistors, the gate electrodes of which are formed by the word
3	lines.
1	6. The semiconductor circuit as claimed in claim 1, wherein the lateral
2	insulations between the contact structures and the word lines are sidewall coverings of
3	patterned gate layer stacks.
1	7. The semiconductor circuit as claimed in claim 1, wherein the semiconductor
2	circuit is a dynamic random access memory.